
AD5666
TIMING CHARACTERISTICS
All input signals are specified with tr = tf = 1 ns/V (10% to 90% of V
DD
) and timed from a voltage level of (V
IL
+ V
IH
)/2. See Figure 3 and
Figure 5. V
DD
= 2.7 V to 5.5 V. All specifications T
MIN
to T
MAX
, unless otherwise noted.
Table 4.
Limit at T
MIN
, T
MAX
Parameter
V
DD
= 2.7 V to 5.5 V
Unit
t
11
20
ns min
t
2
8
ns min
t
3
8
ns min
t
4
13
ns min
t
5
4
ns min
t
6
4
ns min
t
7
0
ns min
t
8
15
ns min
t
9
13
ns min
t
10
0
ns min
t
11
10
ns min
t
12
15
ns min
t
13
5
ns min
t
14
0
ns min
t
15
300
ns typ
t
162, 3
22
ns max
t
173
5
ns min
t
183
8
ns min
t
193
0
ns min
1
Maximum SCLK frequency is 50 MHz at V
DD
= 2.7 V to 5.5 V. Guaranteed by design and characterization; not production tested.
2
Measured with the load circuit of Figure 16. t
16
determines the maximum SCLK frequency in daisy-chain mode.
3
Daisy-chain mode only.
Rev. A | Page 8 of 28
Conditions/Comments
SCLK cycle time
SCLK high time
SCLK low time
SYNC to SCLK falling edge set-up time
Data set-up time
Data hold time
SCLK falling edge to SYNC rising edge
Minimum SYNC high time
SYNC rising edge to SCLK fall ignore
SCLK falling edge to SYNC fall ignore
LDAC pulse width low
SCLK falling edge to LDAC rising edge
CLR pulse width low
SCLK falling edge to LDAC falling edge
CLR pulse activation time
SCLK rising edge to SDO valid
SCLK falling edge to SYNC rising edge
SYNC rising edge to SCLK rising edge
SYNC rising edge to LDAC falling edge
2mA
I
OL
2mA
I
OH
V
OH
(MIN)
TO OUTPUT
PIN
C
L
50pF
0
Figure 2. Load Circuit for Digital Output (SDO) Timing Specifications